Home Documents Enabling Timing and Power Aware Virtual Prototyping of HW/SW Systems
Details for Enabling Timing and Power Aware Virtual Prototyping of HW/SW Systems
PropertyValue
NameEnabling Timing and Power Aware Virtual Prototyping of HW/SW Systems
Description

Abstract + Poster presentation at uPM2SoC workshop, co-located with DATE'2011.
Authors: Kim Grüttner, Kai Hylla, Sven Rosinger, Philipp A. Hartmann, Wolfgang Nebel

Filenamecomplex-overview-upm2soc2011.pdf
Filesize1.04 MB
Filetypepdf (Mime Type: application/pdf)
Creatorpah
Created On: 02/01/2011 11:52
ViewersEverybody
Maintained byEditor
Hits2634 Hits
Last updated on 02/01/2011 11:58
Homepage
CRC Checksum
MD5 Checksum

Newsflash

Successful final review meeting
On Thursday, May 25th, the final COMPLEX review meeting has been held in Brussels.

Read more...
 

Final public deliverables uploaded

All public COMPLEX deliverables are now available in the Deliverables section.

Read more...
 

COMPLEX @ ISCUG'2013 conference
14-15 April, 2013 - Noida, India

Read more...
 

Newsflash RSS Feed

COMPLEX News Feed